R&E INTERNATIONAL, INC.

FEATURES


- ♦ Two Independent Four-Bit Latches
- ♦ 3-State Outputs
- ♦ Direct Reset
- All Inputs Buffered

DESCRIPTION


The 4508B consists of two identical independent 4-Bit Latches with separate Strobe (ST) and Master Reset (MR) controls. Separate Disable inputs force the outputs to a high-impedance state for bus line applications.

These devices find primary use in buffer storage, holding register, and display circuits, and other general digital logic applications.

BLOCK DIAGRAM




CMOS DUAL 4-BIT LATCH




TRUTH TABLE

X	X	1	X	X	X	X	High Impedance				
- !	X	0	X	X	Х	X	0	0	0	0	
0	0	00	X	X	X	X	Latched				
0		00	1	0	0	0	1	0	0	0	
0	1	0	0	1	0	0	0	1	0	0	
0		0	0	0	1	0	0	0	1	0	
	1	0	0	0	0	1	0	0	0	1	
<u> </u>	1	0	0	0	0	0	0	0	0	0	
MR	ST	Disable	D3	D2	DI	DO	Q 3	02	Q1	00	

X = Don't Care



Typical P-Channel Source Current Characteristics



Typical N-Channel Sink Current Characteristics

ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS 1


PARAMETER	V _{DD} CONDITIONS	CONDITIONS	ITIONS TLOW	WC	+25°C			THIGH		Units	
		Min.	Max.	Min.	Тур.	Max.	Min.	Max.			
QUIESCENT DEVICE CURRENT	IDD	5 10 15	V _{IN} = V _{SS} or V _{DD} All valid input combinations	- - -	5 10 20	- -	0.05 0.1 0.2	5 10 20	_ _ _	150 300 600	μAdc
3-STATE OUTPUT LEAKAGE CURRENT	IZL	15		_	±0.1	_	± 10 ⁻⁴	±0.1	_	±1.0	μAdc

NOTES: 1 Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

DYNAMIC CHARACTERISTICS (C_L = 50pF, T_A = 25°C)


PARAMETER	V _{DD}	Min.	Тур.	Max.	Units	
PROPAGATION DELAY TIME From Data Inputs	t _{РЦН} , t _{РН}	5 10 15	- - -	220 90 60	440 180 120	ns
From Disable Input	t _{PHZ} , t _{PLZ} t _{PZH} , t _{PZL}	5 10 15		85 45 30	170 90 60	ns
OUTPUT TRANSITION TIME	t _{TLH} , t _{THL}	5 10 15	_ _ _	100 50 40	200 100 80	ns
MINIMUM MASTER RESET PULSE WIDTH	PW _{MR}	5 10 15	_ _ _	100 50 35	200 100 70	. ns
MINIMUM STROBE PULSE WIDTH	PW _{ST}	5 10 15	- - -	70 35 20	140 70 40	ns
MINIMUM SETUP TIME Data Inputs	t _{setup}	5 10 15	- - -	25 10 5	50 20 10	ns
MINIMUM HOLD TIME Data Inputs	t _{hold}	5 10ء 15	·	0 0	, 0 0 0	ns

3-STATE AC TEST CIRCUIT AND WAVEFORMS




APPLICATIONS INFORMATION

BUS REGISTER



DUAL MULTIPLEXED BUS REGISTER WITH FUNCTION SELECT



FUNCTION SELECT

Α		В	Function
0	4	0	Inhibit (all 0)
1		0	Select A Bus
0		1	Select B Bus
1		1	A _i + B _i